


Fig. 1









Fig. 3A



FLICE FELL FERENCE COURT



TARE OF THE







Fig. 4A





```
ENTITY FXUCHK IS
                                  SIN
                    PORT(
                                                             IN std ulogic;
                                  Q_{IN}
                                                             IN std_ulogic;
                                  R^{-}IN
                                                             IN std ulogic;
                                                                                                               450
                                  clock
                                                             IN std ulogic;
                                  fails
                                                             OUT std_ulogic_vector(0 to 1);
                                  counts
                                                             OUT std ulogic vector(0 to 2);
                                                             OUT std ulogic vector(0 to 1);
                                  harvests
                             );
          --!! BEGIN
           --!! Design Entity: FXU;
            --!! Inputs
          --!! S_IN =>
--!! Q_IN =>
--!! R_IN =>
--!! CLOCK =>
--!! End Inputs
                                              B.C.S;
                                                A.Q;
                                                clock;
          --!! Fail Outputs;


--!! 0 : "Fail message for failure event 0";

--!! 1 : "Fail message for failure event 1";


--!! End Fail Outputs;
                                                                                                                           -440
                                                                                 -451
            --!! Count Outputs;
455 --!! 0 : <event0> clock;
--!! 1 : <event1> clock;
--!! 2 : <event2> clock;
            --!! End Count Outputs;
         --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;
457 ← --!! End;
            ARCHITECTURE example of FXUCHK IS
            BEGIN
                    ... HDL code for entity body section ...
            END;
```

Fig. 40





11/26






Fig. 5A





Fig. 5B





LOPET LACATOR






Fig. 7




Fig. 8A Prior Art





Fig. 8B Prior Art





```
ENTITY FSM IS
    PORT(
             ....ports for entity fsm....
          );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
             ... HDL code for FSM and rest of the entity ...
             fsm_state(0 to 2) <= ... Signal 801 ...
     853 < ←!! Embedded FSM: examplefsm;
     859 √ --!! clock
                          : (fsm clock);
     854-{ --!! state_vector : (fsm_state(0 to 2));
     855 √ --!! states
                            : (S0, S1, S2, S3, S4);
                                                                      -852 ≻860
     856 --!! state_encoding: ('000', '001', '010', '011', '100');
            --!! arcs
                           : (S0 = > S0, S0 = > S1, S0 = > S2,
                              (S1 = > S2, S1 = > S3, S2 = > S2,
     857 ⊀
                              (S2 = > S3, S3 = > S4, S4 = > S0);
     858 --!! End FSM;
    END;
```

Fig. 80









Fig. 9






							E	Ļ		
334 <1036	71040	COUNT1 71041	COUNT1 71042	COUNT1 71043	COUNT1 71044	COUNT1 71045	COUNT1 71046	COUNT1 71047	COUNT1 71048	COUNT1
C1030 C1032 C1034	~	×	7	7	×	7	7	>	7	7
	~	B3	<u>8</u>	B 2	83	<u>8</u>	85	8	20	B 2
	~	×	X1.2	X1.Z	X	X2.Z	X2.Z	>	Y.Z	Y.Z

<instantiation identifier>. < design entity name>. < eventname> 51034 £1030







```
--!! Inputs
--!! event_1108_in <= C.[B2.count.event_1108];
--!! event_1124_in <= A.B.[B1.count.event_1124];
--!! End Inputs
```

Fig. 11B

Fig. 11C





```
ENTITY X IS
       PORT(
          );
    ARCHITECTURE example of X IS
    BEGIN
      ... HDL code for X ...
                                         -1220
END;
```

Fig. 12B